

Sub C1 > 30
 1 180. (amended) An integrated circuit device comprising:
 2 input receiver circuitry to sample an operation code synchronously
 3 with respect to a first transition of an external clock signal;
 4 output driver circuitry to output data in response to the
 5 operation code specifying a read operation, wherein:
 6 the output driver circuitry outputs a first portion of data
 7 in response to a rising edge transition of the external clock
 8 signal; and
 9 the output driver circuitry outputs a second portion of data
 10 in response to a falling edge transition of the external clock
 11 signal.

31 30
 1 181. The integrated circuit device of claim 180 further including
 2 a memory array having a plurality of memory cells.

32 31
 1 182. The integrated circuit device of claim 181 wherein the input
 2 receiver circuitry receives address information synchronously with
 3 respect to the external clock signal.

33 32
 1 183. (amended) The integrated circuit device of claim 182 wherein
 2 the input receiver circuitry samples the address information
 3 synchronously with respect to a second transition of the external clock
 4 signal.

34 32
 1 184. The integrated circuit device of claim 183 wherein the
 2 operation code and the address information are included in a packet.



OFFICIAL

35

1 185. The integrated circuit device of claim 180 further including
2 a clock alignment circuit to receive the external clock signal.

36

186.

1 2 3 The integrated circuit device of claim 185 wherein the clock
alignment circuit generates an internal clock signal, and the output
driver circuitry outputs data in response to the internal clock signal.

37

187. (amended)

1 2 3 The integrated circuit device of claim 180 wherein
both the rising and falling edge transitions of the external clock
signal include voltage swings of less than one volt.

38

188. (amended)

1 2 3 4 The integrated circuit device of claim 180 wherein
the rising edge transition of the external clock signal and the falling
edge transition of the external clock signal transpire in one clock
cycle of the external clock signal.

39

189. (amended)

1 2 3 4 5 The integrated circuit device of claim 180 wherein the input
receiver circuitry receives block size information synchronously with
respect to the external clock signal, wherein the block size
information indicates an amount of data to be output by the output
driver circuitry.

40

190. (amended)

1 2 3 4 The integrated circuit device of claim 180 wherein
the input receiver circuitry receives a value which is representative
of a number of clock cycles of the external clock signal to transpire
before the output driver circuitry outputs data.

Match & Return

41 40
1 191. (amended) The integrated circuit device of claim 190 further
2 including a programmable register to store the value which is
3 representative of a number of clock cycles of the external clock signal
to transpire before the output driver circuitry outputs data.

Match & Return